扫一扫，上赶集群组
扫码使用“赶集群组”
交友&&寻爱&&找工作
聊天&&聚会&&不寂寞
北京赶集 &
华为AM180降噪耳机(全新未拆封,在保修期内) - 499元
信息编号：
买套机代的耳机（华为AM180降噪耳机）
主动式降噪。日购买
官网价格699，本人不爱用耳机，499元转让联系我时，请说明是在北京赶集网二手手机/手机配件看到的手机转让信息，谢谢。
还有这些二手在售
加入赶集：
赞助商推广
赞助商推广&&|&&责编：张剑锋
&&&&回顾近些年，淘汰了入门型的MP3/MP4这些设备，成为用户随身试听首选。与此同时，随手机附送的普通耳机越来越不能满足音乐爱好者的需求，据调查显示，有45.8%的消费者曾表示有自己单独购置耳机的冲动，在这个大的需求下，降噪耳机愈加受到关注。这类产品是场景化的产物，适宜的场合有各类交通工具上，嘈杂的室内、室外环境中，但在骑行以及驾车的环境中并不适宜佩戴。今天我们体验的是华为AM180主动降噪耳机（Ultimopower&ANC&Earphone），预算允许的话，你是否真的需要一款降噪耳机呢？&&&&哪些人群需要降噪耳机&&&&她，25岁，办公室白领，每天都要面对地铁的噪声与无数次键盘的敲击声，渴望一刻宁静。&&&&他，32岁，全球500强企业销售，少不了出差应酬，朋友圈都称之为“空中飞人”，一年大大小小飞行十几万公里，厌倦了飞机引擎的轰鸣。&&&&降噪耳机都有哪些新选择&&&&说到降噪耳机，不少朋友都会提到BOSE&QC20i，其在降噪方面的实力有目共睹，但较高的价格让不少消费者望而却步。今天我们体验的这款降噪耳机处于千元以内价位段，从网上笔者了解到，699元相对不高的价格吸引了一些朋友的关注，只看市场，低价位降噪耳机需求还是相当大的。&&&&或许是想侧面表达降噪后的效果，华为AM180主动降噪耳机的白色包装盒显得非常简约（非销售版本包装盒，仅供参考），翻书的开合设计比较容易让人有好感。打开后，有一层塑料壳作为保护，整合耳机主体部分映入眼帘，而附件则在下方的白色小盒子中，试图保留一丝神秘。华为AM180主动降噪耳机包装盒简约设计（非销售版本包装盒，仅供参考）&翻书的开合设计比较容易让人有好感（非销售版本包装盒，仅供参考）&降噪耳机附件包含两对弹性耳套及一根USB充电线&&&&打开附件方盒，可以看到包含一根USB充电线、两对弹性耳套以及用户指南。由于降噪耳机内置电源来实现降噪，因此通过USB充电线可以为之提供充足的电力（后文中有详细介绍）。当然，如果你手上有华为Mate7，在独有技术的帮助下手机就可以为这款降噪耳机充电，可谓黄金搭配。
提示：支持键盘“← →”键翻页
主屏尺寸 4G网络
手机论坛精选
下载中关村在线Android 客户端
下载中关村在线 iPhone 客户端
下载中关村在线Windows8客户端
成为中关村在线微信好友
4￥14995￥60886￥19997￥38008￥29999￥219910￥1699华为 am180 支持蓝牙吗_百度知道
华为 am180 支持蓝牙吗
我有更好的答案
自己会看吧
本来就属于线缆类有线耳机，怎么支持蓝牙呢？
其他类似问题
为您推荐：
支持蓝牙的相关知识
等待您来回答
下载知道APP
随时随地咨询
出门在外也不愁AM1806 | AM1x | ARM9 | 描述与参数
|C0|0|0|0|3387|0|8
&&&&&&&&&&&&&&&&&&
(正在供货)
Sitara 处理器
&(英文內容)
&(英文內容)
&(英文內容)
&(英文內容)
查看更多内容
In English
日本語表示
相关终端应用
The AM1806 ARM Microprocessor
is a low-power applications processor based on ARM926EJ-S.
The device enables original-equipment manufacturers (OEMs) and original-design
manufacturers (ODMs) to quickly bring to market devices featuring robust operating systems support,
rich user interfaces, and high processing performance life through the maximum flexibility of a
fully integrated mixed processor solution.
The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit
instructions and processes 32-bit, 16-bit, or 8-bit data. The core uses pipelining so that all
parts of the processor and memory system can operate continuously.
The ARM core has a coprocessor 15 (CP15), protection module, and data and program
memory management units (MMUs) with table look-aside buffers. The ARM core processor has separate
16-KB instruction and 16-KB data caches. Both are four-way associative with virtual index virtual
tag (VIVT). The ARM core also has 8KB of RAM (Vector Table) and 64KB of ROM.
The peripheral set includes:
one USB2.0 OTG
inter-integrated circuit (I2C Bus) one multichannel audio
serial port (McASP) with 16 serializers and FIFO two multichannel buffered serial ports
(McBSPs) with FIFO two serial peripheral interfaces (SPIs) with m
four 64-bit general-purpose timers each configurable (one configurable as watchdog); a configurable
16-bit host-port interface (HPI); up to 9 banks of general-purpose input/output (GPIO) pins, with
each bank containing 16 pins with programmable interrupt and event generation modes, multiplexed
wi three UART interfaces (each with RTS and
CTS); two enhanced high-resolution pulse width modulator (eHRPWM)
three 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3
capture inputs or 3 auxiliary pulse width modulator (APWM) two extern
an asynchronous and SDRAM external memory interface (EMIFA) for slower mem and
a higher speed DDR2/Mobile DDR controller.
The universal parallel port (uPP) provides a high-speed interface to many types of data
converters, FPGAs or other parallel devices. The uPP supports programmable data widths between 8-
to 16-bits on both channels. Single-data rate and double-data rate transfers are supported as well
as START, ENABLE, and WAIT signals to provide control for a variety of data converters.
A video port interface (VPIF) is included providing a flexible video I/O port.
The rich peripheral set provides the ability to control external peripheral devices and
communicate with external processors. For details on each of the peripherals, see the related
sections in this document and the associated peripheral reference guides.
The device has a complete set of development tools for the ARM processor. These tools
include C compilers, and scheduling, and a Windows debugger interface for visibility into source code
execution.
375- and 456-MHz
ARM926EJ-S RISC MPU
Enhanced Direct Memory Access Controller 3
2 Channel Controllers
3 Transfer Controllers
64 Independent DMA Channels
16 Quick DMA Channels
Programmable Transfer Burst Size
1.8-V or 3.3-V LVCMOS I/Os (Except
for USB and DDR2 Interfaces)
Two External Memory Interfaces:
NOR (8- or 16-Bit-Wide Data)
NAND (8- or 16-Bit-Wide Data)
16-Bit SDRAM with 128-MB Address Space
DDR2/Mobile DDR Memory Controller with one of the following:
16-Bit DDR2 SDRAM with 256-MB Address Space
16-Bit mDDR SDRAM with 256-MB Address Space
Three Configurable 16550-Type UART Modules:
With Modem Control Signals
16-Byte FIFO
16x or 13x Oversampling Option
LCD Controller
Two Serial Peripheral Interfaces (SPIs) Each with Multiple Chip
Two Multimedia Card (MMC)/Secure Digital (SD) Card Interfaces with Secure Data
I/O (SDIO) Interfaces
Two Master and Slave Inter-Integrated Circuits
One Host-Port Interface (HPI) with 16-Bit-Wide Muxed Address and Data Bus For
High Bandwidth
Programmable Real-Time Unit Subsystem (PRUSS)
Two Independent Programmable Real-Time Unit (PRU) Cores
32-Bit Load-Store RISC Architecture
4KB of Instruction RAM per Core
512 Bytes of Data RAM per Core
PRUSS can be Disabled via Software to Save Power
Register 30 of Each PRU is Exported from the Subsystem in Addition to the
Normal R31 Output of the PRU Cores.
Standard Power-Management Mechanism
Clock Gating
Entire Subsystem Under a Single PSC Clock Gating Domain
Dedicated Interrupt Controller
Dedicated Switched Central Resource
USB 2.0 OTG Port with Integrated PHY (USB0)
USB 2.0 High- and Full-Speed Client
USB 2.0 High-, Full-, and Low-Speed Host
End Point 0 (Control)
End Points 1,2,3,4 (Control, Bulk, Interrupt or ISOC) RX and TX
One Multichannel Audio Serial Port (McASP):
Transmit and Receive Clocks
Two Clock Zones and 16 Serial Data Pins
Supports TDM, I2S, and Similar Formats
DIT-Capable
FIFO Buffers for Transmit and Receive
Two Multichannel Buffered Serial Ports (McBSPs):
Transmit and Receive Clocks
Supports TDM, I2S, and Similar Formats
AC97 Audio Codec Interface
Telecom Interfaces (ST-Bus, H100)
128-Channel TDM
FIFO Buffers for Transmit and Receive
Video Port Interface (VPIF):
Two 8-Bit SD (BT.656), Single 16-Bit or Single Raw (8-, 10-, and 12-Bit)
Video Capture Channels
Two 8-Bit SD (BT.656), Single 16-Bit Video Display Channels
Universal Parallel Port (uPP):
High-Speed Parallel Interface to FPGAs and Data Converters
Data Width on Both Channels is 8- to 16-Bit Inclusive
Single-Data Rate or Dual-Data Rate Transfers
Supports Multiple Interfaces with START, ENABLE, and WAIT Controls
Real-Time Clock (RTC) with 32-kHz Oscillator and
Separate Power Rail
Three 64-Bit General-Purpose Timers (Each Configurable as Two 32-Bit Timers)
One 64-Bit General-Purpose or Watchdog Timer (Configurable as Two 32-Bit
General-Purpose Timers)
Two Enhanced High-Resolution Pulse Width Modulators (eHRPWMs):
Dedicated 16-Bit Time-Base Counter with Period and Frequency
6 Single-Edge Outputs, 6 Dual-Edge Symmetric Outputs, or 3 Dual-Edge
Asymmetric Outputs
Dead-Band Generation
PWM Chopping by High-Frequency Carrier
Trip Zone Input
Three 32-Bit Enhanced Capture (eCAP) Modules:
Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM)
Single-Shot Capture of up to Four Event Time-Stamps
361-Ball Pb-Free Plastic Ball Grid Array (PBGA) [ZCE Suffix],
0.65-mm Ball Pitch
361-Ball Pb-Free PBGA [ZWT Suffix],
0.80-mm Ball Pitch
Commercial or
Extended Temperature
查看更多内容
相关终端应用
特色工具和软件
(评估模块和开发板)
(软件开发套件 (SDK))
Applications
Operating Systems
ARM MHz (Max.)
Display Options
Operating Temperature Range
On-Chip L2 Cache
Approx. Price (US$)
Industrial
Personal Electronics
Industrial
Personal Electronics
Automotive
Communications Equipment
Enterprise Systems
Industrial
Personal Electronics
Industrial
Personal Electronics
Windows Embedded CE
Windows Embedded CE
Windows Embedded CE
Windows Embedded CE
128 KB (ARM9)
32 KB (ARM9)
128 KB (ARM9)
128 KB (ARM9)
7.36 | 1ku
7.26 | 1ku
8.17 | 1ku
16.31 | 1ku