对文章打分
英特尔需加码移动处理器开发 确保针对ARM竞争力
(window.slotbydup=window.slotbydup || []).push({
id: '945055',
container: s,
size: '300,250',
display: 'inlay-fix'
(window.slotbydup=window.slotbydup || []).push({
id: '649316',
container: s,
size: '300,250',
display: 'inlay-fix'
阅读 (24182) 评论 (7)
阅读 (22153) 评论 (5)
阅读 (19036) 评论 (11)
阅读 (45298) 评论 (6)
阅读 (31122) 评论 (6)
阅读 (28563) 评论 (10)
Advertisment ad adsense googlesFrom Wikipedia, the free encyclopedia
&&(Redirected from&)
This article is about the original line of Atom processors. For system on chips processors, see&.
[]This article has multiple issues.&Please help&&or discuss these issues on the&.
This article&has an unclear citation style.&(December 2012)
This article's&&may not adequately&&key points of its contents.&(July 2012)
Intel Atom&is the brand name for a line of ultra-low-voltage&&and&&&(or&) from, originally designed in&&&with subsequent models, codenamed&Cedar, using a&&process.&Atom is mainly used in&,&, embedded applications ranging from health care to advanced robotics, and&&(MIDs).
Atom processors are based on the&.&On 21 December 2009, Intel announced the&Pine Trailplatform, including new Atom processor code-named&Pineview&(Atom N450), with total&&down 20%.&On 28 December 2011, Intel updated the Atom line with the&Cedar&processors.
In December 2012, Intel launched the 64-bit&Centerton&family of Atom CPUs, designed specifically for use in&.Centerton&adds features previously unavailable in Atom processors, such as&&&technology and support for&.&On 4 September 2013 Intel launched a&&successor to&Centerton, codenamed&Avoton.
Intel Atom is a direct successor of the Intel A100 and A110 low-power microprocessors (code-named&), which were built on a 90&nm process, had 512 kB L2 cache and ran at 600&MHz/800&MHz with 3W&. Prior to the Silverthorne announcement, outside sources had speculated that Atom would compete with&'s&&processors, used by the&&(OLPC) project, and other cost and power sensitive applications for&processors. However, Intel revealed on 15 October 2007 that it was developing another new mobile processor, codenamed Diamondville, for OLPC-type devices.
"Atom" was the name under which Silverthorne would be sold, while the supporting chipset formerly code-named&&was called&&Atom.
At Spring&&(IDF) 2008 in&, Intel officially announced that Silverthorne and Diamondville are based on the same microarchitecture. Silverthorne would be called the Atom Z5xx series and Diamondville would be called the Atom N2xx series. The more expensive lower-power Silverthorne parts will be used in Intel&&(MIDs) whereas Diamondville will be used in low-cost desktop and notebooks. Several&&&samples have also been revealed.&Intel and&&also jointly announced an Atom powered MID called the&&U8.
In April 2008, a MID development kit was announced by Sophia Systems&and the first board called&-ECO was revealed by a German company LiPPERT Embedded Computers, GmbH.&Intel offers Atom based motherboards.
In December 2012, Intel released Atom for servers, the S1200 series. The primary difference between these processors and all prior versions, is that&&memory support has been added, enabling use of the Atom in mission-critical server environments that demand redundancy and memory failure protection.
Intel Atom processor family
&/&&/ Lifestyle PC
LogoCode-nameSeriesCoreOn-die&GPU speedRelease date
Silverthorne
single (45&nm)
April 2008
single (45&nm)
&/&&/&&/ Lifestyle PC
LogoCode-nameSeriesCoreOn-die&GPU speedRelease date
Diamondville
single (45&nm)
Yes(if enabled)
dual (45&nm)
September 2008
single (45&nm)
Yes(if enabled)
January 2010
dual (45&nm)
Atom D2500
dual (32&nm)
Yes(if enabled)
November 2011
Atom D2700
Atom N2600
December 2011
Atom N2800
LogoCode-nameSeriesCoreOn-die&GPU speedRelease date
Atom S1220
dual (32&nm)
December 2012
Atom S1240
Atom S1260
All Atom processors implement the&&() however, support for the&&instruction set was not added until the desktop&Diamondvilleand desktop and mobile&Pineview&cores. The Atom N2xx and Z5xx series Atom models cannot run x86-64 code.&The&Centerton&server processors will support the Intel 64 instruction set.
Intel states the Atom supports 64-bit operation only "with a processor, chipset, BIOS" that all support&. Those Atom systems not supporting all of these cannot enable Intel 64.&As a result, the ability of an Atom-based system to run 64-bit versions of operating systems such as&&or&&may vary from one motherboard to another. Online retailer
has tested Atom-based motherboards made by Intel and Jetway, and while they were able to install 64-bit versions of Linux on Intel-branded motherboards with D2700 (Pineview) processors, Intel 64 support was not enabled on a Jetway-branded motherboard with a D2550 (Pineview) processor.
Even among Atom-based systems which have Intel 64 enabled, not all are able to run 64-bit versions of&&. For those&Pineview&processors which support 64-bit operation, Intel Download Center currently provides 64-bit Windows 7 and Windows Vista drivers for&&3150 graphics, found in&Pineviewprocessors.&However, no 64-bit Windows drivers are available for newer Atom&Cedarview&processors at this time.
The lack of 64-bit Windows support for&Cedarview&processors appears to be due to a driver issue. A member of the Intel Enthusiast Team has stated in a series of posts on enthusiast site Tom's Hardware that while the Atom D2700 (Pineview) was designed with Intel 64 support, due to a "limitation of the board" Intel had pulled their previously-available 64-bit drivers for Windows 7 and would not provide any further 64-bit support.&Some system manufacturers have similarly stated that their motherboards with Atom Cedarview processors lack 64-bit support due to a "lack of Intel& 64-bit VGA driver support".&Because all&Cedarviewprocessors use the same Intel GMA 3600 or 3650 graphics as the D2700, this indicates that Atom Cedarview systems will remain unable to run 64-bit versions of Windows, even those which have Intel 64 enabled and are able to run 64-bit versions of Linux.
Atom processors became available to system manufacturers in 2008. Because they are soldered, like&&and&, onto a mainboard, Atom processors are not available to home users or system builders as separate processors, although they may be obtained preinstalled on some&&motherboards. The Diamondville and Pineview&Atom is used in the HP Mini Series,&&Asus N10,&,&&& Packard Bell's "dot" (ZG5), recent&systems, Sony VAIO M-series, AMtek Elego,&,&, LG X Series,&, Sylvania g Netbook Meso, Toshiba NB series (100, 200, 205, 255, 300, 500, 505),&&netbooks, RedFox Wizbook 1020i, Sony Vaio X Series, Zenith Z-Book, a range of Aleutia desktops, Magic W3 and the Archos
The performance of a single core Atom is about half that of a&&of the same&. For example, the Atom N270 (1.60&GHz) found in many&such as the&&can deliver around 3300&&and 2.1&&in standard benchmarks,&compared to 7400 MIPS and 3.9 GFLOPS for the similarly clocked (1.73&GHz)&&740.
The Pineview platform has proven to be only slightly faster than the previous Diamondville platform. This is because the Pineview platform uses the same Bonnell execution core as Diamondville and is connected to the memory controller via the FSB, hence memory latency and performance in CPU-intensive applications are minimally improved.
Main article:&
Intel Atom processors are based on the&&microarchitecture,&which can execute up to two instructions per cycle. Like many other x86 microprocessors, it translates x86-instructions (&instructions) into simpler internal operations (sometimes referred to as&, i.e., effectively&&style instructions) prior to execution. The majority of instructions produce one micro-op when translated, with around 4% of instructions used in typical programs producing multiple micro-ops. The number of instructions that produce more than one micro-op is significantly fewer than the&&and&&. In the Bonnell microarchitecture, internal micro-ops can contain both a memory load and a memory store in connection with an&&operation, thus being more similar to the x86 level and more powerful than the micro-ops used in previous designs.&This enables relatively good performance with only two integer ALUs, and without any&,&, or&. The Bonnell microarchitecture therefore represents a partial revival of the principles used in earlier Intel designs such as&&and the&, with the sole purpose of enhancing the&&ratio. However,&&is implemented in an easy (i.e., low power) way to employ the whole&&efficiently by avoiding the typical single thread dependencies.
In March 2009, Intel announced that it would be collaborating with&&for the production of the Atom processors.&The deal was put on hold due to lack of demand in 2010.
On 13 September 2011 Intel and&&held a joint announcement of a partnership to provide support in Google's&&operating system for Intel processors (beginning with the Atom). This would allow Intel to supply chips for the growing&&and&&market.
Embedded processors based on the&&version 7 instruction set architecture (such as&'s&&3 series, TI's 4 series and Freescale's i.MX51 based on the&core, or the&&and Marvell Armada 500/600 based on custom ARMv7 implementations) offer similar performance to the low end Atom chipsets[&&&]&but at roughly one quarter the power consumption, and (like most ARM systems) as a single integrated system on a chip, rather than a two chip solution like the current Atom line. Although the second-generation Atom codenamed "Pineview" should greatly increase its competitiveness in performance/watt, ARM plans to counter the threat with the multi-core capable&&core as used in Nvidia's&&2/3, TI's&&4 series, and&'s next-generation Snapdragon series, among others.
The&&and Nano Dual-Core series from VIA is slightly above the average thermal envelope of the Atom, but offers hardware AES support,&, and out-of-order execution. Performance comparisons of the Intel Atom against the Via Nano indicate that a single core Intel Atom is outperformed by the Via Nano which is in turn outperformed by a dual core Intel Atom 330 in tests where the second core is used. The Core 2 Duo SU7300 outperforms the dual-core Nano.
The&&(also known as the&) is x586 based System on Chip (SoC) that offers a below average thermal envelope compared to the Atom.
Kenton Williston of&&said that while Atom will not displace ARM from its current markets, the ability to apply the PC architecture into smaller, cheaper and lower power form factors will open up new markets for Intel.
A 22 nm Atom chip, code name&, is planned for 2013 release.
Intel has also released plans for Atom chips with 14 nm architecture. This chip, codenamed Airmont, is expected to be released in 2014.
Each chip is expected to provide improved performance while consuming less electricity. The Airmont Atom is expected to consume only 15 watts or less.
From Wikipedia, the free encyclopedia
This article is about Atom system on chips processors. For the earlier line of Atom processors, see&.
In 2012,&&expanded the&&processor family with a new&&(SoC) platform designed for smartphones and tablets.&It is a continuation of the partnership announced by Intel and&&on 13 September 2011, to provide support for the&&operating system on Intel x86 processors.
Atom&competes with existing SoCs developed for the smartphone and tablet market from companies like&,&,&&and&.&Unlike these companies, which use&-based CPUs designed from the beginning to consume very low power, Intel has adapted the&&based&&line CPU developed for low power usage in netbooks, to even lower power usage.
In April 2012, several manufacturers have released Intel Atom-based phones.
Atom Z2460 (Penwell, platformMedfield)
&/metal gate
1.6&GHz single-coreSaltwell&with
L1: 32kB Instruction + 24kB Data, L2: 512kB
&SGX 540 @ 400&MHz
32-bit Dual-channel 400&MHz LPDDR2-800 (6.4 GB/sec)
&K800,&&&/&/&,&Grand X IN,&Ramos W32&XOLO x910&
Atom Z2480 (platformMedfield)
&/metal gate
2&GHz single-core&Saltwellwith&
L1: 32kB Instruction + 24kB Data, L2: 512kB
&SGX 540 @ 400&MHz
32-bit Dual-channel 400&MHz LPDDR2-800 (6.4 GB/sec)
, XOLO X1000,Casper Via A6108&
Atom Z2420 (Lexington)
&/metal gate
1.2&GHz single-coreSaltwell&with
L1: 32kB Instruction + 24kB Data, L2: 512kB
&SGX 540 @ 400&MHz
32-bit Dual-channel 400&MHz LPDDR2-800 (6.4 GB/sec)
January 25, 2013
,&Yolo,&,&,&,&&Multiphone 5430&
Atom Z2760 (Cloverview, platformClover Trail)
32&nm High-k/metal gate
1.8&GHz dual-core&Saltwellwith&
L1: 32kB Instruction + 24kB Data, L2: 512kB (per core)
PowerVR SGX 545 @ 533&MHz
32-bit Dual-channel 400&MHz LPDDR2-800 (6.4 GB/sec)
Asus VivoTab,&Asus VivoTab Smart,&HP Envy x2,&HP ElitePad 900,&Dell Latitude 10Lenovo Thinkpad Tablet 2,&Lenovo IdeaTab Lynx&Samsung Series 5 Slate (Samsung ATIV Smart PC),&Acer Iconia W510ZTE V98,&Acer Iconia W3,Samsung ATIV Tab 3
Atom Z2520 (Cloverview, platformClover Trail+)
32&nm High-k/metal gate
1.2&GHz dual-core&Saltwellwith&
L1: 32kB Instruction + 24kB Data, L2: 512kB (per core)
PowerVR SGX 544 MP2 @ 300&MHz&
32-bit Dual-channel 533&MHz LPDDR2- GB/sec)
Atom Z2560 (Cloverview, platformClover Trail+)
32&nm High-k/metal gate
1.6&GHz dual-core&Saltwellwith&
L1: 32kB Instruction + 24kB Data, L2: 512kB (per core)
PowerVR SGX 544 MP2 @ 400&MHz&
32-bit Dual-channel 533&MHz LPDDR2- GB/sec)
Asus Memo Pad FHD 10,&,&Dell Venue 7
Atom Z2580 (Cloverview, platformClover Trail+)
32&nm High-k/metal gate
2&GHz dual-core&Saltwellwith&
L1: 32kB Instruction + 24kB Data, L2: 512kB (per core)
PowerVR SGX 544 MP2 @ 533&MHz&
32-bit Dual-channel 533&MHz LPDDR2- GB/sec)
ASUS FonePad Note FHD 6,&Lenovo K900,&ZTE Grand X2 In,&Asus Transformer Book Trio&ZTE V975 GEEK, Ramos i8, i9,&i10, i12, Teclast P89min,&Dell Venue 8
Atom Z3680 (Valleyview, platform&Bay Trail)
1.33&GHz (2&GHz turbo) dual-core
Intel Gen 7 (Ivy BridgeGPU architecture) @ 311-667&MHz
64-bit single-channel 533&MHz LPDDR3- GB/sec)
Atom Z3680D (Valleyview, platform&Bay Trail)
1.33&GHz (2&GHz turbo) dual-core
Intel Gen 7 (Ivy BridgeGPU architecture) @ 311-688&MHz
64-bit single-channel 666&MHz DDR3L-RS- GB/sec)
Atom Z3740D (Valleyview, platform&Bay Trail)
1.33&GHz (1.9&GHz turbo) quad-core
Intel Gen 7 (Ivy BridgeGPU architecture) @ 311-688&MHz
64-bit single-channel 666&MHz DDR3L-RS- GB/sec)
Dell Venue 8 Pro
Atom Z3740 (Valleyview, platform&Bay Trail)
1.33&GHz (1.9&GHz turbo) quad-core
Intel Gen 7 (Ivy BridgeGPU architecture) @ 311-667&MHz
64-bit dual-channel 533&MHz LPDDR3- GB/sec)
ASUS T100, Acer Iconia W4, Toshiba Encore
Atom Z3770D (Valleyview, platform&Bay Trail)
1.5&GHz (2.4&GHz turbo) quad-core
Intel Gen 7 (Ivy BridgeGPU architecture) @ 311-688&MHz
64-bit single-channel 666&MHz DDR3L-RS- GB/sec)
Atom Z3770 (Valleyview, platform&Bay Trail)
1.5&GHz (2.4&GHz turbo) quad-core
Intel Gen 7 (Ivy BridgeGPU architecture) @ 311-667&MHz
64-bit dual-channel 533&MHz LPDDR3- GB/sec)
Fujitsu Stylistic Q584, Dell Venue 11 Pro,&&HP Omni 10,&, Sharp Mebius Pad
Tangier, platformMerrifield
PowerVR 6 (Rogue&GPU architecture)
Cherryview, platformCherry Trail
2.7&GHz,Airmont
Intel Gen 8 (Broadwell&GPU architecture)
Anniedale, platformMoorefield
2.7&GHz,Airmont
Intel Gen 8 (Broadwell&GPU architecture)
Broxton, platformsMorganfieldand&Willow Trail
Intel Gen 9 (Skylake&GPU architecture)
In April 2012, Lava&&was released as the first Intel Medfield phone.&Industry reviews claim that Lava Xolo X900 proves that the statement "Intel can't make smartphones" is wrong, and that "Intel is going to power smartphones, and it&s going to be competitive in that space."
While Penwell SoC supports, in addition to&, both&&and&&operating systems, Intel has announced that it won't provide support for Linux on Cloverview family of Atom systems-on-a-chip.&This announcement has caused strong negative reaction from open source proponents.&A few days later Intel issued a statement saying that it has &plans for another version of this platform directed at Linux/Android"&The initial Clover Trail platform only supported Microsoft Windows (z27x0 series). The Clover Trail+ platform was later released targeting Google Android (z25x0 series).
See also:&
Z2760 Cloverview has introduced two new power states: S0i1 and S0i3.&The S0i1 state is intended to be used when the display is on but the user does not actively inte it consumes power in mW range, and can be entered/left in microseconds. The S0i3 state is intended to be used when the d it consumes power in microWatt range, and can be entered/left in milliseconds. As a result, Intel claims longer standby battery life (up to three weeks for a typical tablet).
In May 2011, Intel announced an accelerated roadmap for Atom SoC. The&&&microarchitecture was scheduled for 2013 release, and release of the&Airmont microarchitecture was scheduled for 2014.
It has been reported that Silvermont-based Atom SoCs will be codenamed Tangier (Merrifield smartphones), Valleyview (Baytrail tablets),&will be available in single-, dual- and quad-core versions, and Valleyview will include Intel's 7th generation GPU, allowing for 4&7& improvement over existing Atom GPUs.
Other upcoming Silvermont-based Atom SoCs include Rangeley&and Avoton&(part of Edisonville platform).
Airmont-based Atom platforms will be codenamed Moorefield (smartphones)&and Cherry Trail (tablets)&using the Anniedale and Cherryview&SoCs.
Goldmont-based Atom platforms will be codenamed Morganfield (smartphones) and Willow Trail (tablets) using the Broxton SoC.
: One of Intel's first SoCs
: an earlier Intel SoC that was not marketed as Atom
From Wikipedia, the free encyclopedia
Main article:&
The&&is&'s line of low-power, low-cost and low-performance&&and&&. Atom, with codenames of&&and, was first announced on March 2, 2008.
For Nettop and Netbook Atom microprocessors after&Diamondville, the memory and graphics controller are moved from the northbridge to the CPU. This explains the drastically increased transistor count for post-Diamondville&Atom microprocessors.
All models support:&,&,&,&,&,&, XD bit (an&&implementation),&
These models do not support&&or&.
Transistors: 47 million
Die size: 25.96&mm² (3.27 & 7.94)
Package size: 22&mm & 22&mm
Steppings: C0
ModelnumbersSpecnumberFrequencyRelease datePartnumber(s)Releaseprice ()
SLB6Z&(C0)
0.9&1.1625&V
June 3, 2008
All models support:&,&,&,&,&,&, XD bit (an&&implementation),&
These models do not support&&or&.
&&and memory controller are integrated into the processor.
Transistors: 123 million
Die size: 66&mm² (9.56 & 6.89)
Package size: 22&mm & 22&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLBMH&(A0)
0.8&1.175&V
FC-BGA 559
January 4, 2010
SLBXD&(A0)
1 & DDR2-8001 &&-800
0.8&1.175&V
FC-BGA 559
June 21, 2010
All models support:&,&,&,&,&,&, XD bit (an&&implementation),&
These models do not support&&or&.
Transistors: 2 & 47 million
Die size: 2 & 25.96&mm²
Package size: 22&mm & 22&mm
Steppings: C0
ModelnumbersSpecnumberFrequencyRelease datePartnumber(s)Releaseprice ()
SLG9Y&(C0)
0.9&1.1625&V
June 3, 2008
All models support:&,&,&,&,&,&, XD bit (an&&implementation),&
These models do not support&&or&.
&&and memory controller are integrated into the processor.
Transistors: 176 million
Die size: 87&mm² (9.56 & 9.06)
Package size: 22&mm & 22&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLBLA&(B0)
1 & DDR2-800
0.8&1.175&V
FC-BGA 559
December 21, 2009
SLBXC&(B0)
2 & 512 KB
1 & DDR2-8001 & DDR3-800
0.8&1.175&V
FC-BGA 559
June 21, 2010
All models support:&,&,&,&,&,&, XD bit (an&&implementation),&&(D2550, D2560, D2700 only),&&(D2560 only)
These models do not support&.
Intel&/&&and memory controller are integrated into the processor.
Transistors:&?
Die size:&?
Package size: 22&mm & 22&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR0D8&(B2)
SR0W0&(B3)
1 & DDR3-8001 & DDR3-1066
0.91&1.21&V
FC-BGA 559
November, 2011
SR0QB&(B2)
SR0VY&(B3)
2 & 512 KB
1 & DDR3-8001 & DDR3-1066
0.91&1.21&V
FC-BGA 559
March, 2012
SR0QD&(B2)
SR0W4&(B3)
2 & 512 KB
1 & DDR3-8001 & DDR3-1066
0.91&1.21&V
FC-BGA 559
October, 2012
SR0D9&(B2)
2 & 512 KB
1 & DDR3-8001 & DDR3-1066
0.91&1.21&V
FC-BGA 559
November, 2011
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&XD bit (an&&implementation),&
These models do not support&,&, or&.
Transistors: 47 million
Die size: 26&mm²
Package size: 22&mm & 22&mm
ModelnumbersSpecnumberFrequencyRelease datePartnumber(s)Releaseprice ()
SLB73&(C0)
0.9&1.1625&V
June 3, 2008
SLGL9&(C0)
0.9&1.1625&V
February 6, 2009
All models support:&,&,&,&,&,&, Enhanced Intel&&Technology (EIST),&XD bit (an&&implementation),&
These models do not support&&or&&and are limited to 2&of memory.
Graphics&&and memory controller are integrated into the processor, but graphics sometimes disabled in favor of discrete video chip.
Transistors: 123 million (a significant number of these are from the memory controller and GMA 3150)
Die size: 66&mm²
Package size: 22&mm & 22&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLC4C&(A0)
1 & DDR2-6671 & DDR3-800
0.8&1.175&V
FC-BGA 559
SLBMG&(A0)
1 & DDR2-667
0.8&1.175&V
FC-BGA 559
December 21, 2009
SLBX9&(A0)
1 & DDR2-8001 & DDR3-800
0.8&1.175&V
FC-BGA 559
June 1, 2010
SLBMF&(A0)
1 & DDR2-667
0.8&1.175&V
FC-BGA 559
March 1, 2010
SLBX5&(A0)
1 & DDR2-8001 & DDR3-800
0.8&1.175&V
FC-BGA 559
June 1, 2010
All models support:&,&,&,&,&,&, Enhanced Intel&&Technology (EIST),&XD bit (an&&implementation),&
These models do not support&&or&.
Graphics&&and memory controller are integrated into the processor.
Transistors:&? million
Die size:&?
Package size: &?
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
Atom N2100
SR0DC&(B2)
1 & DDR3-800
FC-BGA 559
All models support:&,&,&,&,&,&,&, Enhanced Intel&&Technology (EIST), XD bit (an&&implementation)
These models do not support&&and&!
&GPU and memory controller are integrated into the processor die
Transistors: 176 million
Die size: 87&mm²
Package size: 22&mm & 22&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLBXF&(B0)
1 & DDR2-8001 & DDR3-800
0.8&1.175&V
FC-BGA 559
August 23, 2010
SLBXE&(B0)
2 & 512 KB
1 & DDR2-8001 & DDR3-800
0.8&1.175&V
FC-BGA 559
March 1, 2011
All models support:&,&,&,&,&,&,&, Enhanced Intel&&Technology (EIST),&XD bit (an&&implementation)
These models do not support&&or&.
Die size:&?&mm²
Intel&/&&and memory controller are integrated into the processor.
Transistors:&?&million
Package size: 22 & 22&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR0DB&(B2)
SR0W2&(B3)
1 & DDR3-800
0.91&1.21&V
FC-BGA 559
December, 2011
SR0DA&(B2)
SR0W1&(B3)
2 & 512 KB
1 & DDR3-1066
0.91&1.21&V
FC-BGA 559
December, 2011
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST), XD bit (an&&implementation)
Models Z520, Z520PT, Z530, Z530P, Z540 and Z550 support&&and&
Models Z500, Z510P, Z510PT, and Z515 support&Hyper-Threading&only
Model Z515 supports&Intel Burst Performance Technology
Transistors: 47 million
Die size: 26&mm²
Package size: 13&mm & 14&mm / 22&mm & 22&mm(Processors ending with the&P&or&PT&sSpec number)
Steppings: C0
ModelnumbersSpecnumberFrequencyRelease datePartnumber(s)Releaseprice ()
SLB6Q&(C0)
0.712&1.1&V
April 2, 2008
SLB2C&(C0)
0.75&1.1&V
April 2, 2008
SLGPQ&(C0)
March 2, 2009
SLGPR&(C0)
0.75&1.1&V
March 2, 2009
SLGMG&(C0)
April 8, 2009
SLB2H&(C0)
0.75&1.1&V
April 2, 2008
SLGPP&(C0)
March 2, 2009
SLB6P&(C0)
0.75&1.1&V
April 2, 2008
SLGPN&(C0)
March 2, 2009
SLB2M&(C0)
0.75&1.1&V
April 2, 2008
SLGPT&(C0)
0.75&1.1&V
April 8, 2009
$249.47 retail
SLH63&(C0)
0.75&1.1&V
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST), XD bit (an&&implementation),&. All except Z605 support Intel Burst Performance Technology (BPT).
&GPU and memory controller are integrated onto the processor die
Transistors: 140 million
Die size: 7.34&mm & 8.89&mm = 65.2526&mm²
Package size: 13.8&mm & 13.8 & 1.0&mm
Steppings: C0
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLBZP&(C0)
1 & LPDDR-400
May 4, 2010
SLC3C&(C0)
1 & DDR-4001 & DDR2-800
FC-BGA 518
May 4, 2010
SLBZQ&(C0)
1 & DDR-4001 & DDR2-800
FC-BGA 518
May 4, 2010
SLBZN&(C0)
1 & DDR-4001 & DDR2-800
FC-BGA 518
May 4, 2010
SLBZL&(C0)
1 & DDR2-800
FC-BGA 518
May 4, 2010
SLBZE&(C0)
1 & DDR-4001 & DDR2-800
FC-BGA 518
May 4, 2010
SLBZD&(C0)
1 & DDR2-800
FC-BGA 518
May 4, 2010
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST), XD bit (an&&implementation), All support Intel Burst Performance Technology (BPT).
Model Z2610 supports&
GPU and memory controller are integrated onto the processor die
Package size: 12&mm & 12 & 1.0&mm
Steppings: D1
Currently used in the&&smartphone.
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
Atom Z2420
SR0YF&(D1)
SR0Z5&(D1)
2 & LPDDR2-400
January 2013
Atom Z2460
SR0PR&(D1)
SR0PS&(D1)
SR0PV&(D1)
SR0TM&(D1)
SR0U6&(D1)
SR0VZ&(D1)
SR114&(D1)
SR118&(D1)
1.3-1.6 GHz
2 & LPDDR2-400
January 2012
Atom Z2480
SR0U7&(D1)
SR0ZK&(D1)
SR111&(D1)
SR117&(D1)
1.3-2.0 GHz
2 & LPDDR2-400
Atom Z2610
SR0PT&(D1)
1.3-1.6 GHz
2 & LPDDR2-400
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST), XD bit (an&&implementation),&. All except Z605 support Intel Burst Performance Technology (BPT).
&GPU and memory controller are integrated onto the processor die
Transistors: 140 million
Die size: 7.34&mm & 8.89&mm = 65.2526&mm²
Package size: 13.8&mm & 13.8 & 1.0&mm
Steppings: C0
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLC2Q&(C0)
1 & DDR2-800
FC-BGA 518
April 11, 2011
SLC2P&(C0)
1 & DDR2-800
FC-BGA 518
April 11, 2011
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST), XD bit (an&&implementation),&, Intel Burst Performance Technology (BPT).
GPU and memory controller are integrated onto the processor die
Package size: 13.8&mm & 13.8 & 1.0&mm
Steppings: C0
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
Atom Z2520
2 & LPDDR2-1066
February 25, 2013
2 & LPDDR2-1066
February 25, 2013
SR12U&(C0)
SR12V&(C0)
2 & LPDDR2-1066
February 25, 2013
SR0WW&(C0)
SR0Z4&(C0)
2 & LPDDR2-800
September 27, 2012
No official TDP available. For power data see&&page 129-130.
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation), Intel Burst Performance Technology (BPT),&,&.
GPU and memory controller are integrated onto the processor die
GPU is based on&&, with 4 execution units, and supports DirectX 11, OpenGL 4.0, OpenGL ES 3.0 and OpenCL 1.1 (on Windows).
Package size: 17&mm & 17 & 1.0&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1M5&(B2)
1.33-1.86 GHz
311-667 MHz
2 & LPDDR3-1066
UTFCBGA1380
September 11, 2013
SR1M9&(B2)
1.33-1.86 GHz
313-688 MHz
1 & DDR3L-1333
UTFCBGA1380
September 11, 2013
SR1M3&(B2)
1.46-2.39 GHz
311-667 MHz
2 & LPDDR3-1066
UTFCBGA1380
September 11, 2013
SR1M7&(B2)
1.5-2.41 GHz
313-688 MHz
1 & DDR3L-1333
UTFCBGA1380
September 11, 2013
CPU core supports&&architecture,&,&,&,&,&, Enhanced Intel&&Technology (EIST),&,&. It has 32K L1 Instruction Cache, 24K L1 Data Cache, 512K L2 Cache.
Peripherals include&&&(two video outputs),&&(2GB max),&&controller,&&controller, 4 channels of&&&1, and various legacy devices.
Package size: 22&mm & 22&mm
Steppings: B0
Temperature range: for (E620, E640, E660, E680): 0&C to +70&C, for (E620T, E640T, E660T, E680T): -40&C to +85&C.
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLH56&(B0)
SLJ32&(B1)
1 & DDR2-800
0.8&1.175&V
September 14, 2010
SLH5N&(B0)
SLJ36&(B1)
1 & DDR2-800
0.8&1.175&V
FC-BGA 676
September 14, 2010
SLH55&(B0)
SLJ33&(B1)
1 & DDR2-800
0.8&1.175&V
FC-BGA 676
September 14, 2010
SLH5M&(B0)
SLJ37&(B1)
1 & DDR2-800
0.8&1.175&V
FC-BGA 676
September 14, 2010
SLH54&(B0)
SLJ34&(B1)
1 & DDR2-800
0.8&1.175&V
FC-BGA 676
September 14, 2010
SLH5L&(B0)
SLJ38&(B1)
1 & DDR2-800
0.8&1.175&V
FC-BGA 676
September 14, 2010
SLH94&(B0)
SLJ35&(B1)
1 & DDR2-800
0.8&1.175&V
FC-BGA 676
September 14, 2010
SLH95&(B0)
SLJ39&(B1)
1 & DDR2-800
0.8&1.175&V
FC-BGA 676
September 14, 2010
"" CPU with an Altera Field Programmable Gate Array (FPGA)
CPU core supports&&architecture,&,&,&,&,&, Enhanced Intel&&Technology (EIST),&,&. It has 32K L1 Instruction Cache, 24K L1 Data Cache, 512K L2 Cache.
Peripherals include&&(two video outputs),&&(2GB max),&&controller,&&controller, 4 channels of&&&1, and various legacy devices.
Package size: 37.5&mm & 37.5&mm
Steppings: B0
TDP without FPGA. Total package TDP depends on functions included in FPGA. Max. TDP 7 W.
Temperature range: for (E625C, E645C, E665C): 0&C to +70&C, for (E625CT, E645CT, E665CT): -40&C to +85&C.
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLH9Z&(B0)
1 & DDR2-800
0.8&1.175&V
FC-BGA 1466
November 22, 2010
SLH9K&(B0)
1 & DDR2-800
0.8&1.175&V
FC-BGA 1466
November 22, 2010
SLH9Y&(B0)
1 & DDR2-800
0.8&1.175&V
FC-BGA 1466
November 22, 2010
SLH9J&(B0)
1 & DDR2-800
0.8&1.175&V
FC-BGA 1466
November 22, 2010
SLH9X&(B0)
1 & DDR2-800
0.8&1.175&V
FC-BGA 1466
November 22, 2010
SLH9H&(B0)
1 & DDR2-800
0.8&1.175&V
FC-BGA 1466
November 22, 2010
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation),&,&,.
GPU and memory controller are integrated onto the processor die
GPU is based on&&, with 4 execution units, and supports 2 displays, DirectX 11, OpenGL 4.0, OpenGL ES 3.0 and OpenCL 1.1 (on Windows).
Peripherals include&&2.0,&&controller,&&with 2 ports,&, and 4 lanes of&&2.0, in x4, x2, and x1 configurations.
Package size: 25&mm & 27&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1RA&(B3)
1 & DDR3L-1066
FC-BGA 1170
October 2013
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation),&,&,.
GPU and memory controller are integrated onto the processor die
GPU is based on&&, with 4 execution units, and supports 2 displays, DirectX 11, OpenGL 4.0, OpenGL ES 3.0 and OpenCL 1.1 (on Windows).
Peripherals include&&2.0,&&controller,&&with 2 ports,&, and 4 lanes of&&2.0, in x4, x2, and x1 configurations.
Package size: 25&mm & 27&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1RB&(B3)
2 & 512 KB
1 & DDR3L-1066
FC-BGA 1170
October 2013
SR1RC&(B3)
2 & 512 KB
2 & DDR3L-1066
FC-BGA 1170
October 2013
SR1RD&(B3)
2 & 512 KB
2 & DDR3L-1333
FC-BGA 1170
October 2013
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation),&,&,.
GPU and memory controller are integrated onto the processor die
GPU is based on&&, with 4 execution units, and supports 2 displays, DirectX 11, OpenGL 4.0, OpenGL ES 3.0 and OpenCL 1.1 (on Windows).
Peripherals include&&2.0,&&controller,&&with 2 ports,&, and 4 lanes of&&2.0, in x4, x2, and x1 configurations.
Package size: 25&mm & 27&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1RE&(B3)
4 & 512 KB
1 & DDR3L-1333
FC-BGA 1170
October 2013
All Atom server processors include ECC support.
Steppings: B1
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLK2K&(B1)
2 & 512 KB
FC-BGA 1283
December 11, 2012
SLK2J&(B1)
2 & 512 KB
FC-BGA 1283
December 11, 2012
SLK2H&(B1)
2 & 512 KB
FC-BGA 1283
December 11, 2012
Steppings: B1
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SLK2G&(B1)
2 & 512 KB
FC-BGA 1283
SLK2F&(B1)
2 & 512 KB
FC-BGA 1283
SLK2E&(B1)
2 & 512 KB
FC-BGA 1283
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation),&,&,&.
&peripherals include 4 &&&2.0, 2 &&, 2 & Integrated&&, 2 &&, and 4 lanes of&&2.0, in x4, x2, and x1 configurations.
Package size: 34&mm & 28&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1CV&(B0)
1.7 - 2.0 GHz
2 & 512 KB
DDR3/3L-1333
FC-BGA 1283
September 2013
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&,&, XD bit (an&&implementation),,&,&.
C2358 supports&Intel&&Technology&(cryptography accelerator)
&peripherals include 4 &&&2.0, 4-6 &&, 4 & Integrated&&, 2 &&, and 8 lanes of&&2.0, in x2 and x1 configurations.
Package size: 34&mm & 28&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1S8&(B0)
1.7 - 2.0 GHz
2 & 512 KB
DDR3/3L-1333
FC-BGA 1283
September 2013
SR1D2&(B0)
1.7 - 2.0 GHz
2 & 512 KB
DDR3/3L-1333
FC-BGA 1283
September 2013
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation),&,&,&.
&peripherals include 4 &&&2.0, 2 (C2530) or 6 (C2550) &&, 2 & Integrated&&, 2 &&, and 8 lanes of&&2.0, in x8, x4, x2, and x1 configurations.
Package size: 34&mm & 28&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1CU&(B0)
1.7 - 2.0 GHz
4 & 512 KB
DDR3/3L-1333
FC-BGA 1283
September 2013
SR1CT&(B0)
2.4 - 2.6 GHz
4 & 512 KB
DDR3/3L-1600
FC-BGA 1283
September 2013
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation),&,&,.
C2518, C2558 support&Intel&&Technology&(cryptography accelerator)
&peripherals include 4 &&&2.0, 6 &&, 4 & Integrated&&, 2 &&, and 16 lanes of&&2.0, in x16, x8, x4, x2, and x1 configurations.
Package size: 34&mm & 28&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1D1&(B0)
4 & 512 KB
DDR3/3L-1333
FC-BGA 1283
September 2013
SR1S9&(B0)
4 & 512 KB
DDR3/3L-1600
FC-BGA 1283
September 2013
SR1CZ&(B0)
4 & 512 KB
DDR3/3L-1600
FC-BGA 1283
September 2013
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation),&,&,&.
C2730&&peripherals include 4 &&&2.0, 2 &&, 2 & Integrated&&, 2 &&, and 8 lanes of&&2.0, in x8, x4, x2, and x1 configurations.
C2750&&peripherals include 4 &&&2.0, 6 &&, 4 & Integrated&&, 2 &&, and 16 lanes of&&2.0, in x16, x8, x4, x2, and x1 configurations.
Package size: 34&mm & 28&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1CR&(B0)
1.7 - 2.0 GHz
8 & 512 KB
DDR3/3L-1333
FC-BGA 1283
September 2013
SR1CS&(B0)
2.4 - 2.6 GHz
8 & 512 KB
DDR3/3L-1600
FC-BGA 1283
September 2013
All models support:&,&,&,&,&, Enhanced Intel&&Technology (EIST),&, XD bit (an&&implementation),&,&,.
C2718, C2758 support&Intel&&Technology&(cryptography accelerator)
&peripherals include 4 &&&2.0, 6 &&, 4 & Integrated&&, 2 &&, and 16 lanes of&&2.0, in x16, x8, x4, x2, and x1 configurations.
Package size: 34&mm & 28&mm
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
SR1CY&(B0)
8 & 512 KB
DDR3/3L-1333
FC-BGA 1283
September 2013
SR1SA&(B0)
8 & 512 KB
DDR3/3L-1600
FC-BGA 1283
September 2013
SR1CW&(B0)
8 & 512 KB
DDR3/3L-1600
FC-BGA 1283
September 2013
Package size: 27&mm & 27&mm
GPU (based on the PowerVR SGX535 from Imagination Technologies)
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
Atom CE4110
September 24, 2009
Atom CE4130
FC-BGA 951
Atom CE4150
FC-BGA 951
Atom CE4170
FC-BGA 951
Package size:&??&mm &&??&mm
GPU (based on the PowerVR SGX535 from Imagination Technologies)
Package size:&??&mm &&??&mm
GPU for 3D (based on the PowerVR SGX545 from Imagination Technologies)
GPU for 2D (GC300 from Vivanti)
ModelnumbersSpecnumberFrequencyGPUfrequencyI/O busRelease datePartnumber(s)Releaseprice ()
Atom CE5310
Atom CE5315
Atom CE5318
Atom CE5320
Atom CE5328
Atom CE5338
Atom CE5343
Atom CE5348
阅读(...) 评论()